

Appl. No. 10/004,010
 Amdt. dated June 20, 2005
 Reply to Office Action of May 19, 2005

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Please cancel claim 22 without prejudice.

Please amend claims 1, 3, 9, 15, 17, 20, 21, 23, 37, and 39 as follows:

1. (currently amended): An apparatus for the two cycle computation of a plurality of types of complex multiplication, the apparatus comprising:

a first storage means for storing a first complex operand and a second complex operand, the first complex operand including real component X_r and imaginary component X_i , the second complex operand including real component Y_r and imaginary component Y_i ;

multiplier means for simultaneously performing multiplications in a first cycle of operation to produce products X_r*Y_r , X_r*Y_i , X_i*Y_r and X_i*Y_i , the multiplier means comprising an input to receive a signal indicating a type of complex multiplication to be performed;

a second storage means for storing products X_r*Y_r , X_r*Y_i , X_i*Y_r and X_i*Y_i ;

adder means for simultaneously performing additions and subtractions in a second cycle of operation to produce ~~real~~ a conjugated or nonconjugated result $(X_r*Y_r) - (X_i*Y_i)$ and ~~imaginary result $(X_r*Y_i) + (X_i*Y_r)$ if~~ depending on the type of complex multiplication being to be ~~performed is a nonconjugated operation, said adder means further for operating to simultaneously perform additions and subtractions in the second cycle of operation to produce real result $(X_r*Y_r) + (X_i*Y_i)$ and imaginary result $(X_i*Y_r) - (X_r*Y_i)$ if the type of complex multiplication~~

Appl. No. 10/004,010
Amdt. dated June 20, 2005
Reply to Office Action of May 19, 2005

~~being performed is a conjugated operation;~~ said multiplier means routing produced products to the second storage means in response to the received signal indicating the type of complex multiplication to be performed and aligning the produced products in the second storage means for subsequent addition or subtraction with each other,

~~a multiplexer coupled to the multiplier means and the adder means; said multiplexer selecting which produced products are added to or subtracted from each other based on the type of complex multiplication being performed~~ comprising an input to receive the signal indicating the type of complex multiplication to be performed, the adder means adding or subtracting the aligned produced products in response to the received signal; and

a third storage means for storing the results of said adder means.

2. (original): The apparatus of claim 1 further comprising:

accumulator means for simultaneously performing accumulation in the second cycle of operation to accumulate the results of said adder means with the current contents of said third storage means,

wherein said third storage means is further for storing the results of said accumulator means.

3. (currently amended): The apparatus of claim 2 further comprising:

extended precision storage means for storing an interim result,

wherein said accumulator means is further for simultaneously performing accumulation in the second cycle of operation to accumulate the results of said adder means with both the

Appl. No. 10/004,010
Amdt. dated June 20, 2005
Reply to Office Action of May 19, 2005

current contents of said third storage means and the ~~current contents~~ interim result stored in of
said extended precision storage means,

wherein said extended precision storage means ~~is for storages~~ extended precision results
of said accumulator means at the completion of the accumulation means.

4. (original): The apparatus of claim 3 wherein:

the complex operand components X_r , X_i , Y_r and Y_i are each 16 bits,

the real and imaginary results are each 32 bits, and

the extended precision results are each 8 bits.

5. (original): The apparatus of claim 1 wherein:

the complex operand components X_r , X_i , Y_r and Y_i are each 16 bits, and

the real and imaginary results are each 32 bits.

6. (original): The apparatus of claim 1 wherein multiplier means is further for
simultaneously performing multiplications in the second cycle of operation utilizing a second
pair of operands.

Claims 7-8 (canceled).

9. (currently amended): A two cycle method for performing a plurality of types of
complex multiplication of a first complex operand and a second complex operand stored in a first
memory device, the first complex operand including real component X_r and imaginary

Appl. No. 10/004,010
 Amdt. dated June 20, 2005
 Reply to Office Action of May 19, 2005

component X_i , the second complex operand including real component Y_r and imaginary component Y_i , the method comprising the steps of:

performing simultaneous multiplications in a first cycle of operation to produce products $X_r * Y_r$, $X_r * Y_i$, $X_i * Y_r$ and $X_i * Y_i$;

receiving a signal indicating a type of complex multiplication to be performed;

routing produced products to a second memory device in response to the signal indicating the type of complex multiplication to be performed;

storing-aligning products $X_r * Y_r$, $X_r * Y_i$, $X_i * Y_r$ and $X_i * Y_i$ in a the second memory device in the first cycle of operation depending on the type of complex multiplication to be performed;

selecting which stored products are added to or subtracted from each other based on a type of complex multiplication to be performed;

performing simultaneous additions and subtractions in a second cycle of operation to produce ~~real~~ conjugated or nonconjugated result $(X_r * Y_r) - (X_i * Y_i)$ and ~~imaginary result~~ $(X_r * Y_i) + (X_i * Y_r)$, if depending on the type of complex multiplication to being performed is a ~~noneconjugated operation;~~

~~performing simultaneous additions and subtractions in the second cycle of operation to produce real result $(X_r * Y_r) + (X_i * Y_i)$ and imaginary result $(X_i * Y_r) - (X_r * Y_i)$, if the type of complex multiplication being performed is a conjugated operation; and~~

storing the real and imaginary results of the additions and subtractions in a third memory device in the second cycle of operation.

Appl. No. 10/004,010
Amdt. dated June 20, 2005
Reply to Office Action of May 19, 2005

10. (original): The method of claim 9 further comprising, before the step of storing the real and imaginary results, the step of:

performing accumulations in the second cycle of operation to accumulate the results of the additions and subtractions with the current contents of the third memory device.

11. (original): The method of claim 9 further comprising, before the step of storing the real and imaginary results, the step of:

performing accumulations in the second cycle of operation to accumulate the results of the additions and subtractions with both the current contents of the third memory device and the contents of an extended precision register.

12. (original): The method of claim 11 further comprising the step of:
storing the extended precision accumulated result in the extended precision register.

13. (original): The method of claim 11 wherein:
the complex operand components X_r , X_i , Y_r and Y_i are each 16 bits,
the real and imaginary results are each 32 bits, and
the extended precision results are each 8 bits.

14. (original): The method of claim 9 wherein:
the complex operand components X_r , X_i , Y_r and Y_i are each 16 bits, and
the real and imaginary results are each 32 bits.

15. (currently amended): An apparatus for the single cycle computation for a plurality of types of complex multiplication, the apparatus comprising:

Appl. No. 10/004,010
 Amdt. dated June 20, 2005
 Reply to Office Action of May 19, 2005

a first storage means for storing a first complex operand and a second complex operand, the first complex operand including real component X_r and imaginary component X_i , the second complex operand including real component Y_r and imaginary component Y_i ;

multiplier means for simultaneously performing multiplications in a first cycle of operation to produce products $X_r * Y_r$, $X_r * Y_i$, $X_i * Y_r$ and $X_i * Y_i$, the multiplier means comprising an input to receive a signal indicating a type of complex multiplication to be performed;

adder means for simultaneously performing additions and subtractions in the first cycle of operation to produce ~~real~~ a conjugated or nonconjugated result $(X_r * Y_r) - (X_i * Y_i)$ and imaginary result $(X_r * Y_i) + (X_i * Y_r)$ if depending on the type of complex multiplication to be performed is a nonconjugated operation, said adder means further for simultaneously performing additions and subtractions in the first cycle of operation to produce real result $(X_r * Y_r) + (X_i * Y_i)$ and imaginary result $(X_i * Y_r) - (X_r * Y_i)$ if the type of complex multiplication being performed is a conjugated operation; said multiplier means routing produced products to the second storage means in response to the received signal indicating the type of complex multiplication to be performed and aligning the produced products in the second storage means for subsequent addition or subtraction with each other,

~~a multiplexer coupled to the multiplier means and the adder means, said multiplexer selecting which produced products are added to or subtracted from each other based on the type of complex multiplication being performed~~ comprising an input to receive the signal indicating the type of complex multiplication to be performed, the adder means adding or subtracting the aligned produced products in response to the received signal; and

Appl. No. 10/004,010
Amdt. dated June 20, 2005
Reply to Office Action of May 19, 2005

a third storage means for storing the results of said adder means.

16. (original): The apparatus of claim 15 further comprising:

accumulator means for simultaneously performing accumulation in the first cycle of operation to accumulate the results of said adder means with the current contents of said third storage means,

wherein said third storage means is further for storing the results of said accumulator means.

17. (currently amended): The apparatus of claim 16 further comprising:

extended precision storage means for storing an interim result,

wherein said accumulator means is further for simultaneously performing accumulation in the first cycle of operation to accumulate the results of said adder means with both the current contents of said third storage means and the ~~current contents~~ interim result stored in of said extended precision storage means,

wherein said extended precision storage means ~~is for storing~~ extended precision results of said accumulator means at the completion of the accumulation means.

18. (original): The apparatus of claim 17 wherein:

the complex operand components X_r , X_i , Y_r and Y_i are each 16 bits,

the real and imaginary results are each 32 bits, and

the extended precision results are each 8 bits.

19. (original): The apparatus of claim 15 wherein:

the complex operand components X_r , X_i , Y_r and Y_i are each 16 bits, and

Appl. No. 10/004,010
 Amdt. dated June 20, 2005
 Reply to Office Action of May 19, 2005

the real and imaginary results are each 32 bits.

20. (currently amended): The apparatus of claim 15 wherein multiplier means is further for simultaneously performing multiplications in the second cycle of operation utilizing a second pair of operands.

21. (currently amended): ~~An~~The apparatus of claim 15 for the single cycle computation of a plurality of types of complex multiplication, the apparatus further comprising:
 a first storage means for storing a first complex operand and a second complex operand, the first complex operand including real component X_r and imaginary component X_i , the second complex operand including real component Y_r and imaginary component Y_i ;
 multiplier means for simultaneously performing multiplications in a first cycle of operation to produce products $X_r * Y_r$, $X_r * Y_i$, $X_i * Y_r$ and $X_i * Y_i$;
 a second storage means;
 adder/accumulator means for simultaneously performing additions and subtractions in the first cycle of operation to produce real result $(X_r * Y_r) - (X_i * Y_i)$ and imaginary result $(X_r * Y_i) + (X_i * Y_r)$ if the type of complex multiplication being performed is a nonconjugated operation, said adder/accumulator means further for simultaneously performing additions and subtractions in the first cycle of operation to produce real result $(X_r * Y_r) + (X_i * Y_i)$ and imaginary result $(X_i * Y_r) - (X_r * Y_i)$ if the type of complex multiplication being performed is a conjugated operation, said adder/accumulator means is further for simultaneously performing accumulation in the second cycle of operation to accumulate the results with the current contents of said second storage means;

Appl. No. 10/004,010
Amdt. dated June 20, 2005
Reply to Office Action of May 19, 2005

~~wherein said second storage means is further for storing the accumulated results of said adder/accumulator means; and~~

a logical array coupled to the multiplier means and the adder/accumulator means, said logical array aligning the produced products to determine which produced products are added to or subtracted from each other based on the type of complex multiplication being performed.

22. (cancelled)

23. (previously presented): A single cycle method for performing a plurality of types of complex multiplication of a first complex operand and a second complex operand stored in a first memory device, the first complex operand including real component X_r and imaginary component X_i , the second complex operand including real component Y_r and imaginary component Y_i , the method comprising the steps of:

performing simultaneous multiplications in a first cycle of operation to produce products X_r*Y_r , X_r*Y_i , X_i*Y_r and X_i*Y_i ;

receiving a signal indicating a type of complex multiplication to be performed;

routing produced products to a second memory device in response to the signal indicating the type of complex multiplication to be performed;

storing-aligning products X_r*Y_r , X_r*Y_i , X_i*Y_r and X_i*Y_i in a the second memory device in the first cycle of operation depending on the type of complex multiplication to be performed;

aligning-storing the stored-aligned products to determine which stored products are added to or subtracted from each other based on a the type of complex multiplication being performed;

Appl. No. 10/004,010
Amdt. dated June 20, 2005
Reply to Office Action of May 19, 2005

performing simultaneous additions and subtractions in the first cycle of operation to produce real conjugated or nonconjugated result $(X_r * Y_r) - (X_i * Y_i)$ and imaginary result $(X_r * Y_i) + (X_i * Y_r)$, if depending on the type of complex multiplication to being performed is a nonconjugated operation;

~~performing simultaneous additions and subtractions in the first cycle of operation to produce real result $(X_r * Y_r) + (X_i * Y_i)$ and imaginary result $(X_i * Y_r) - (X_r * Y_i)$, if the type of complex multiplication being performed is a conjugated operation; and~~

storing the real and imaginary results of the additions and subtractions in a second memory device in the first cycle of operation.

24. (original): The method of claim 23 further comprising, before the step of storing the real and imaginary results, the step of:

performing accumulations in the first of operation to accumulate the results of the additions and subtractions with the current contents of the second memory device.

25. (original): The method of claim 23 further comprising, before the step of storing the real and imaginary results, the step of:

performing accumulations in the first cycle of operation to accumulate the results of the additions and subtractions with both the current contents of the second memory device and the contents of an extended precision register.

26. (original): The method of claim 25 further comprising the step of:
storing the extended precision accumulated result in the extended precision register.

27. (original): The method of claim 25 wherein:

Appl. No. 10/004,010
 Amdt. dated June 20, 2005
 Reply to Office Action of May 19, 2005

the complex operand components X_r , X_i , Y_r and Y_i are each 16 bits,

the real and imaginary results are each 32 bits, and

the extended precision results are each 8 bits.

28. (original): The method of claim 23 wherein:

the complex operand components X_r , X_i , Y_r and Y_i are each 16 bits, and

the real and imaginary results are each 32 bits.

Claims 29-36 (canceled).

37. (currently amended): An apparatus for the two cycle computation of a plurality of complex multiplication, the apparatus comprising:

a first storage register for storing a first complex operand and a second complex operand, the first complex operand including real component X_r and imaginary component X_i , the second complex operand including real component Y_r and imaginary component Y_i ;

a multiplier for simultaneously performing multiplications in a first cycle of operation to produce products X_r*Y_r , X_r*Y_i , X_i*Y_r and X_i*Y_i , the multiplier means comprising an input to receive a signal indicating a type of complex multiplication to be performed;

a second storage register for storing products X_r*Y_r , X_r*Y_i , X_i*Y_r and X_i*Y_i ;

an adder for simultaneously performing additions and subtractions in a second cycle of operation to produce ~~real~~ a conjugated or nonconjugated result $(X_r*Y_r) - (X_i*Y_i)$ and imaginary result $(X_r*Y_i) + (X_i*Y_r)$ if depending on the type of complex multiplication to being performed-

Appl. No. 10/004,010
Amdt. dated June 20, 2005
Reply to Office Action of May 19, 2005

~~is a noneonjugated operation, said adder means further for simultaneously performing additions and subtractions in the second cycle of operation to produce real result $(X_r * Y_r) + (X_i * Y_i)$ and imaginary result $(X_i * Y_r) - (X_r * Y_i)$ if the type of complex multiplication being performed is a conjugated operation;~~ said multiplier means routing produced products to the second storage means in response to the received signal indicating the type of complex multiplication to be performed and aligning the produced products in the second storage means for subsequent addition or subtraction with each other,

~~a multiplexer coupled to the multiplier and the adder, said multiplexer selecting which produced products are added to or subtracted from each other based on the type of complex multiplication being performed~~ comprising an input to receive the signal indicating the type of complex multiplication to be performed, the adder means adding or subtracting the aligned produced products in response to the received signal; and

a third storage register for storing the results of said adder means.

38. (original): The apparatus of claim 37 further comprising:

an accumulator for simultaneously performing accumulation in the second cycle of operation to accumulate the results of said adder with the current contents of said third storage register,

wherein said third storage register is further for storing the results of said accumulator.

39. (currently amended): The apparatus of claim 38 further comprising:

an extended precision storage register for storing an interim result,

Appl. No. 10/004,010
Amdt. dated June 20, 2005
Reply to Office Action of May 19, 2005

wherein said accumulator is further for simultaneously performing accumulation in the second cycle of operation to accumulate the results of said adder with both the current contents of said third storage register and the ~~current contents~~ interim result stored in of said extended precision storage means,

wherein said extended precision storage register ~~is for storing~~ extended precision results of said accumulator at the completion of the accumulator.

40. (original): The apparatus of claim 39 wherein:

the complex operand components X_r , X_i , Y_r and Y_i are each 16 bits,

the real and imaginary results are each 32 bits, and

the extended precision results are each 8 bits.

41. (original): The apparatus of claim 37 wherein:

the complex operand components X_r , X_i , Y_r and Y_i are each 16 bits, and

the real and imaginary results are each 32 bits.